mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2024-05-27 18:06:15 +02:00
cfc13c4459
moves extraction entries out of 11-ath10k-caldata and into the individual board's device-tree. Some notes: - mmc could work as well (not tested) - devices that pass the partitions via mtdparts bootargs are kept as is - gl-b2200 has a weird pcie wifi device (vendor claims 9886 wave 2. But firmware-extraction was for a wave 1 device?!) Signed-off-by: Christian Lamparter <chunkeey@gmail.com>
380 lines
6.1 KiB
Plaintext
380 lines
6.1 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "qcom-ipq4019.dtsi"
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
#include <dt-bindings/soc/qcom,tcsr.h>
|
|
|
|
/ {
|
|
model = "MobiPromo CM520-79F";
|
|
compatible = "mobipromo,cm520-79f";
|
|
|
|
aliases {
|
|
led-boot = &led_sys;
|
|
led-failsafe = &led_sys;
|
|
led-running = &led_sys;
|
|
led-upgrade = &led_sys;
|
|
};
|
|
|
|
soc {
|
|
rng@22000 {
|
|
status = "okay";
|
|
};
|
|
|
|
mdio@90000 {
|
|
status = "okay";
|
|
pinctrl-0 = <&mdio_pins>;
|
|
pinctrl-names = "default";
|
|
reset-gpios = <&tlmm 47 GPIO_ACTIVE_LOW>;
|
|
reset-delay-us = <1000>;
|
|
};
|
|
|
|
ess-psgmii@98000 {
|
|
status = "okay";
|
|
};
|
|
|
|
tcsr@1949000 {
|
|
compatible = "qcom,tcsr";
|
|
reg = <0x1949000 0x100>;
|
|
qcom,wifi_glb_cfg = <TCSR_WIFI_GLB_CFG>;
|
|
};
|
|
|
|
tcsr@194b000 {
|
|
compatible = "qcom,tcsr";
|
|
reg = <0x194b000 0x100>;
|
|
qcom,usb-hsphy-mode-select = <TCSR_USB_HSPHY_HOST_MODE>;
|
|
};
|
|
|
|
ess_tcsr@1953000 {
|
|
compatible = "qcom,tcsr";
|
|
reg = <0x1953000 0x1000>;
|
|
qcom,ess-interface-select = <TCSR_ESS_PSGMII>;
|
|
};
|
|
|
|
tcsr@1957000 {
|
|
compatible = "qcom,tcsr";
|
|
reg = <0x1957000 0x100>;
|
|
qcom,wifi_noc_memtype_m0_m2 = <TCSR_WIFI_NOC_MEMTYPE_M0_M2>;
|
|
};
|
|
|
|
usb2@60f8800 {
|
|
status = "okay";
|
|
|
|
dwc3@6000000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
usb2_port1: port@1 {
|
|
reg = <1>;
|
|
#trigger-source-cells = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
usb3@8af8800 {
|
|
status = "okay";
|
|
|
|
dwc3@8a00000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
usb3_port1: port@1 {
|
|
reg = <1>;
|
|
#trigger-source-cells = <0>;
|
|
};
|
|
|
|
usb3_port2: port@2 {
|
|
reg = <2>;
|
|
#trigger-source-cells = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
crypto@8e3a000 {
|
|
status = "okay";
|
|
};
|
|
|
|
watchdog@b017000 {
|
|
status = "okay";
|
|
};
|
|
|
|
ess-switch@c000000 {
|
|
status = "okay";
|
|
};
|
|
|
|
edma@c080000 {
|
|
status = "okay";
|
|
};
|
|
};
|
|
|
|
led_spi {
|
|
compatible = "spi-gpio";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
sck-gpios = <&tlmm 40 GPIO_ACTIVE_HIGH>;
|
|
mosi-gpios = <&tlmm 36 GPIO_ACTIVE_HIGH>;
|
|
num-chipselects = <0>;
|
|
|
|
led_gpio: led_gpio@0 {
|
|
compatible = "fairchild,74hc595";
|
|
reg = <0>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
registers-number = <1>;
|
|
spi-max-frequency = <1000000>;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
usb {
|
|
label = "blue:usb";
|
|
gpios = <&tlmm 10 GPIO_ACTIVE_HIGH>;
|
|
linux,default-trigger = "usbport";
|
|
trigger-sources = <&usb3_port1>, <&usb3_port2>, <&usb2_port1>;
|
|
};
|
|
|
|
led_sys: can {
|
|
label = "blue:can";
|
|
gpios = <&tlmm 11 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
wan {
|
|
label = "blue:wan";
|
|
gpios = <&led_gpio 0 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
lan1 {
|
|
label = "blue:lan1";
|
|
gpios = <&led_gpio 1 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
lan2 {
|
|
label = "blue:lan2";
|
|
gpios = <&led_gpio 2 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
wlan2g {
|
|
label = "blue:wlan2g";
|
|
gpios = <&led_gpio 5 GPIO_ACTIVE_LOW>;
|
|
linux,default-trigger = "phy0tpt";
|
|
};
|
|
|
|
wlan5g {
|
|
label = "blue:wlan5g";
|
|
gpios = <&led_gpio 6 GPIO_ACTIVE_LOW>;
|
|
linux,default-trigger = "phy1tpt";
|
|
};
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&tlmm 18 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&blsp_dma {
|
|
status = "okay";
|
|
};
|
|
|
|
&blsp1_uart1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&blsp1_uart2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&cryptobam {
|
|
status = "okay";
|
|
};
|
|
|
|
&gmac0 {
|
|
nvmem-cells = <&macaddr_art_1006>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
&gmac1 {
|
|
nvmem-cells = <&macaddr_art_5006>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
&nand {
|
|
pinctrl-0 = <&nand_pins>;
|
|
pinctrl-names = "default";
|
|
status = "okay";
|
|
|
|
nand@0 {
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "SBL1";
|
|
reg = <0x0 0x100000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@100000 {
|
|
label = "MIBIB";
|
|
reg = <0x100000 0x100000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@200000 {
|
|
label = "BOOTCONFIG";
|
|
reg = <0x200000 0x100000>;
|
|
};
|
|
|
|
partition@300000 {
|
|
label = "QSEE";
|
|
reg = <0x300000 0x100000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@400000 {
|
|
label = "QSEE_1";
|
|
reg = <0x400000 0x100000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@500000 {
|
|
label = "CDT";
|
|
reg = <0x500000 0x80000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@580000 {
|
|
label = "CDT_1";
|
|
reg = <0x580000 0x80000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@600000 {
|
|
label = "BOOTCONFIG1";
|
|
reg = <0x600000 0x80000>;
|
|
};
|
|
|
|
partition@680000 {
|
|
label = "APPSBLENV";
|
|
reg = <0x680000 0x80000>;
|
|
};
|
|
|
|
partition@700000 {
|
|
label = "APPSBL";
|
|
reg = <0x700000 0x200000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@900000 {
|
|
label = "APPSBL_1";
|
|
reg = <0x900000 0x200000>;
|
|
read-only;
|
|
};
|
|
|
|
art: partition@b00000 {
|
|
label = "ART";
|
|
reg = <0xb00000 0x80000>;
|
|
read-only;
|
|
compatible = "nvmem-cells";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
precal_art_1000: precal@1000 {
|
|
reg = <0x1000 0x2f20>;
|
|
};
|
|
|
|
macaddr_art_1006: macaddr@1006 {
|
|
reg = <0x1006 0x6>;
|
|
};
|
|
|
|
precal_art_5000: precal@5000 {
|
|
reg = <0x5000 0x2f20>;
|
|
};
|
|
|
|
macaddr_art_5006: macaddr@5006 {
|
|
reg = <0x5006 0x6>;
|
|
};
|
|
};
|
|
|
|
partition@b80000 {
|
|
label = "ubi";
|
|
reg = <0xb80000 0x7480000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&qpic_bam {
|
|
status = "okay";
|
|
};
|
|
|
|
&tlmm {
|
|
mdio_pins: mdio_pinmux {
|
|
mux_1 {
|
|
pins = "gpio6";
|
|
function = "mdio";
|
|
bias-pull-up;
|
|
};
|
|
|
|
mux_2 {
|
|
pins = "gpio7";
|
|
function = "mdc";
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
nand_pins: nand_pins {
|
|
pullups {
|
|
pins = "gpio52", "gpio53", "gpio58",
|
|
"gpio59";
|
|
function = "qpic";
|
|
bias-pull-up;
|
|
};
|
|
|
|
pulldowns {
|
|
pins = "gpio54", "gpio55", "gpio56",
|
|
"gpio57", "gpio60", "gpio61",
|
|
"gpio62", "gpio63", "gpio64",
|
|
"gpio65", "gpio66", "gpio67",
|
|
"gpio68", "gpio69";
|
|
function = "qpic";
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
};
|
|
|
|
&usb3_ss_phy {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb3_hs_phy {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb2_hs_phy {
|
|
status = "okay";
|
|
};
|
|
|
|
&wifi0 {
|
|
status = "okay";
|
|
nvmem-cell-names = "pre-calibration";
|
|
nvmem-cells = <&precal_art_1000>;
|
|
qcom,ath10k-calibration-variant = "CM520-79F";
|
|
};
|
|
|
|
&wifi1 {
|
|
status = "okay";
|
|
nvmem-cell-names = "pre-calibration";
|
|
nvmem-cells = <&precal_art_5000>;
|
|
qcom,ath10k-calibration-variant = "CM520-79F";
|
|
};
|