mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2024-10-21 15:08:15 +02:00
7d7aa2fd92
This change makes the names of Broadcom targets consistent by using the common notation based on SoC/CPU ID (which is used internally anyway), bcmXXXX instead of brcmXXXX. This is even used for target TITLE in make menuconfig already, only the short target name used brcm so far. Despite, since subtargets range from bcm2708 to bcm2711, it seems appropriate to use bcm27xx instead of bcm2708 (again, as already done for BOARDNAME). This also renames the packages brcm2708-userland and brcm2708-gpu-fw. Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de> Acked-by: Álvaro Fernández Rojas <noltari@gmail.com>
46 lines
1.3 KiB
Diff
46 lines
1.3 KiB
Diff
From a78d4d81c585a5de61e7fc7d574e6e3f769c18a6 Mon Sep 17 00:00:00 2001
|
|
From: Jonathan Bell <jonathan@raspberrypi.org>
|
|
Date: Wed, 24 Jul 2019 14:36:53 +0100
|
|
Subject: [PATCH] dts: bcm2838: add missing properties for pmu and gic
|
|
nodes
|
|
|
|
The GIC has a virtual interface maintenance interrupt and the PMU
|
|
interrupts need affinity mappings as they are wired to generic SPIs.
|
|
|
|
Also, delete incorrect PMU compatible string.
|
|
|
|
Signed-off-by: Jonathan Bell <jonathan@raspberrypi.org>
|
|
---
|
|
arch/arm/boot/dts/bcm2838.dtsi | 9 ++++-----
|
|
1 file changed, 4 insertions(+), 5 deletions(-)
|
|
|
|
--- a/arch/arm/boot/dts/bcm2838.dtsi
|
|
+++ b/arch/arm/boot/dts/bcm2838.dtsi
|
|
@@ -35,6 +35,8 @@
|
|
<0x40042000 0x2000>,
|
|
<0x40044000 0x2000>,
|
|
<0x40046000 0x2000>;
|
|
+ interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) |
|
|
+ IRQ_TYPE_LEVEL_HIGH)>;
|
|
};
|
|
|
|
thermal: thermal@7d5d2200 {
|
|
@@ -222,15 +224,12 @@
|
|
};
|
|
|
|
arm-pmu {
|
|
- /*
|
|
- * N.B. the A72 PMU support only exists in arch/arm64, hence
|
|
- * the fallback to the A53 version.
|
|
- */
|
|
- compatible = "arm,cortex-a72-pmu", "arm,cortex-a53-pmu";
|
|
+ compatible = "arm,cortex-a72-pmu";
|
|
interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
|
|
};
|
|
|
|
timer {
|