mirror/openwrt
1
0
Fork 0
mirror of https://git.openwrt.org/openwrt/openwrt.git synced 2024-10-02 09:01:18 +02:00
Code Issues

ag71xx driver: add more register bit definitions

Browse Source 
SVN-Revision: 13387
This commit is contained in:
Gabor Juhos 2008-11-27 22:40:34 +00:00
parent bd20af97c2
commit f506e75eb0
1 changed files with 8 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
target/linux/ar71xx/files/drivers/net/ag71xx/ag71xx.h
View File

@ -198,12 +198,14 @@ static inline int ag71xx_desc_pktlen(struct ag71xx_desc *desc)
#define AG71XX_REG_INT_ENABLE 0x0198 #define AG71XX_REG_INT_ENABLE 0x0198
#define AG71XX_REG_INT_STATUS 0x019c #define AG71XX_REG_INT_STATUS 0x019c
#define MAC_CFG1_TXE BIT(0) #define MAC_CFG1_TXE BIT(0) /* Tx Enable */
#define MAC_CFG1_STX BIT(1) #define MAC_CFG1_STX BIT(1) /* Synchronize Tx Enable */
#define MAC_CFG1_RXE BIT(2) #define MAC_CFG1_RXE BIT(2) /* Rx Enable */
#define MAC_CFG1_SRX BIT(3) #define MAC_CFG1_SRX BIT(3) /* Synchronize Rx Enable */
#define MAC_CFG1_LB BIT(8) #define MAC_CFG1_TFC BIT(4) /* Tx Flow Control Enable */
#define MAC_CFG1_SR BIT(31) #define MAC_CFG1_RFC BIT(5) /* Rx Flow Control Enable */
#define MAC_CFG1_LB BIT(8) /* Loopback mode */
#define MAC_CFG1_SR BIT(31) /* Soft Reset */
#define MAC_CFG2_FDX BIT(0) #define MAC_CFG2_FDX BIT(0)
#define MAC_CFG2_CRC_EN BIT(1) #define MAC_CFG2_CRC_EN BIT(1)