mirror/openwrt
1
0
Fork 0
mirror of https://git.openwrt.org/openwrt/openwrt.git synced 2024-10-02 09:01:18 +02:00
Code Issues

cosmetic fix (indent and use c-style comments)

Browse Source 
SVN-Revision: 8188
This commit is contained in:
Nicolas Thill 2007-07-27 00:59:50 +00:00
parent 4dca4a5243
commit c7437ec67c
1 changed files with 14 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
target/linux/ar7-2.6/files/arch/mips/ar7/vlynq.c
View File

@ -289,7 +289,7 @@ EXPORT_SYMBOL(vlynq_unregister_driver);
int vlynq_device_enable(struct vlynq_device *dev) int vlynq_device_enable(struct vlynq_device *dev)
{ {
u32 div; u32 div;
int result; int result;
struct plat_vlynq_ops *ops = dev->dev.platform_data; struct plat_vlynq_ops *ops = dev->dev.platform_data;
@ -300,24 +300,24 @@ int vlynq_device_enable(struct vlynq_device *dev)
dev->local->control = 0; dev->local->control = 0;
dev->remote->control = 0; dev->remote->control = 0;
div = ar7_dsp_freq() / 62500000; div = ar7_dsp_freq() / 62500000;
if(ar7_dsp_freq() / div != 62500000) if(ar7_dsp_freq() / div != 62500000)
{ {
printk(KERN_WARNING printk(KERN_WARNING
"VLYNQ: Adjusted requested frequency %d to %d\n", "VLYNQ: Adjusted requested frequency %d to %d\n",
62500000, ar7_dsp_freq() / div); 62500000, ar7_dsp_freq() / div);
} }
printk("VLYNQ: Setting clock to %d (clock divider %u)\n", ar7_dsp_freq() / div, div); printk("VLYNQ: Setting clock to %d (clock divider %u)\n", ar7_dsp_freq() / div, div);
dev->local->control = VLYNQ_CTRL_CLOCK_DIV((div - 1)) | dev->local->control = VLYNQ_CTRL_CLOCK_DIV((div - 1)) |
VLYNQ_CTRL_CLOCK_INT; VLYNQ_CTRL_CLOCK_INT;
/*
// dev->local->control = VLYNQ_CTRL_CLOCK_INT; dev->local->control = VLYNQ_CTRL_CLOCK_INT;
*/
if (vlynq_linked(dev)) if (vlynq_linked(dev))
return vlynq_setup_irq(dev); return vlynq_setup_irq(dev);
return -ENODEV; return -ENODEV;
} }
void vlynq_device_disable(struct vlynq_device *dev) void vlynq_device_disable(struct vlynq_device *dev)