mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2024-11-18 22:43:53 +01:00
ar71xx: move ar724x_pci_* helpers to ar724x-pci.c
SVN-Revision: 20282
This commit is contained in:
parent
5f109ef2f3
commit
695e989c6f
@ -356,36 +356,6 @@ void ar71xx_ddr_flush(u32 reg);
|
||||
|
||||
#define AR724X_PCI_INT_DEV0 BIT(14)
|
||||
|
||||
static inline void ar724x_pci_wr(unsigned reg, u32 val)
|
||||
{
|
||||
void __iomem *base;
|
||||
|
||||
base = ioremap_nocache(AR724X_PCI_CTRL_BASE, AR724X_PCI_CTRL_SIZE);
|
||||
__raw_writel(val, base + reg);
|
||||
(void) __raw_readl(base + reg);
|
||||
iounmap(base);
|
||||
}
|
||||
|
||||
static inline void ar724x_pci_wr_nf(unsigned reg, u32 val)
|
||||
{
|
||||
void __iomem *base;
|
||||
|
||||
base = ioremap_nocache(AR724X_PCI_CTRL_BASE, AR724X_PCI_CTRL_SIZE);
|
||||
__raw_writel(val, base + reg);
|
||||
iounmap(base);
|
||||
}
|
||||
|
||||
static inline u32 ar724x_pci_rr(unsigned reg)
|
||||
{
|
||||
void __iomem *base;
|
||||
u32 ret;
|
||||
|
||||
base = ioremap_nocache(AR724X_PCI_CTRL_BASE, AR724X_PCI_CTRL_SIZE);
|
||||
ret = __raw_readl(base + reg);
|
||||
iounmap(base);
|
||||
return ret;
|
||||
}
|
||||
|
||||
/*
|
||||
* RESET block
|
||||
*/
|
||||
|
@ -34,6 +34,36 @@ static int ar724x_pci_fixup_enable;
|
||||
|
||||
static DEFINE_SPINLOCK(ar724x_pci_lock);
|
||||
|
||||
static inline void ar724x_pci_wr(unsigned reg, u32 val)
|
||||
{
|
||||
void __iomem *base;
|
||||
|
||||
base = ioremap_nocache(AR724X_PCI_CTRL_BASE, AR724X_PCI_CTRL_SIZE);
|
||||
__raw_writel(val, base + reg);
|
||||
(void) __raw_readl(base + reg);
|
||||
iounmap(base);
|
||||
}
|
||||
|
||||
static inline void ar724x_pci_wr_nf(unsigned reg, u32 val)
|
||||
{
|
||||
void __iomem *base;
|
||||
|
||||
base = ioremap_nocache(AR724X_PCI_CTRL_BASE, AR724X_PCI_CTRL_SIZE);
|
||||
__raw_writel(val, base + reg);
|
||||
iounmap(base);
|
||||
}
|
||||
|
||||
static inline u32 ar724x_pci_rr(unsigned reg)
|
||||
{
|
||||
void __iomem *base;
|
||||
u32 ret;
|
||||
|
||||
base = ioremap_nocache(AR724X_PCI_CTRL_BASE, AR724X_PCI_CTRL_SIZE);
|
||||
ret = __raw_readl(base + reg);
|
||||
iounmap(base);
|
||||
return ret;
|
||||
}
|
||||
|
||||
static void ar724x_pci_read(void __iomem *base, int where, int size, u32 *value)
|
||||
{
|
||||
unsigned long flags;
|
||||
|
Loading…
Reference in New Issue
Block a user