123 lines
3.8 KiB
C
123 lines
3.8 KiB
C
/*
|
|
* include/linux/arm-hdlcd.h
|
|
*
|
|
* Copyright (C) 2011 ARM Limited
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file COPYING in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* ARM HDLCD Controller register definition
|
|
*/
|
|
|
|
#include <linux/fb.h>
|
|
#include <linux/completion.h>
|
|
|
|
/* register offsets */
|
|
#define HDLCD_REG_VERSION 0x0000 /* ro */
|
|
#define HDLCD_REG_INT_RAWSTAT 0x0010 /* rw */
|
|
#define HDLCD_REG_INT_CLEAR 0x0014 /* wo */
|
|
#define HDLCD_REG_INT_MASK 0x0018 /* rw */
|
|
#define HDLCD_REG_INT_STATUS 0x001c /* ro */
|
|
#define HDLCD_REG_USER_OUT 0x0020 /* rw */
|
|
#define HDLCD_REG_FB_BASE 0x0100 /* rw */
|
|
#define HDLCD_REG_FB_LINE_LENGTH 0x0104 /* rw */
|
|
#define HDLCD_REG_FB_LINE_COUNT 0x0108 /* rw */
|
|
#define HDLCD_REG_FB_LINE_PITCH 0x010c /* rw */
|
|
#define HDLCD_REG_BUS_OPTIONS 0x0110 /* rw */
|
|
#define HDLCD_REG_V_SYNC 0x0200 /* rw */
|
|
#define HDLCD_REG_V_BACK_PORCH 0x0204 /* rw */
|
|
#define HDLCD_REG_V_DATA 0x0208 /* rw */
|
|
#define HDLCD_REG_V_FRONT_PORCH 0x020c /* rw */
|
|
#define HDLCD_REG_H_SYNC 0x0210 /* rw */
|
|
#define HDLCD_REG_H_BACK_PORCH 0x0214 /* rw */
|
|
#define HDLCD_REG_H_DATA 0x0218 /* rw */
|
|
#define HDLCD_REG_H_FRONT_PORCH 0x021c /* rw */
|
|
#define HDLCD_REG_POLARITIES 0x0220 /* rw */
|
|
#define HDLCD_REG_COMMAND 0x0230 /* rw */
|
|
#define HDLCD_REG_PIXEL_FORMAT 0x0240 /* rw */
|
|
#define HDLCD_REG_BLUE_SELECT 0x0244 /* rw */
|
|
#define HDLCD_REG_GREEN_SELECT 0x0248 /* rw */
|
|
#define HDLCD_REG_RED_SELECT 0x024c /* rw */
|
|
|
|
/* version */
|
|
#define HDLCD_PRODUCT_ID 0x1CDC0000
|
|
#define HDLCD_PRODUCT_MASK 0xFFFF0000
|
|
#define HDLCD_VERSION_MAJOR_MASK 0x0000FF00
|
|
#define HDLCD_VERSION_MINOR_MASK 0x000000FF
|
|
|
|
/* interrupts */
|
|
#define HDLCD_INTERRUPT_DMA_END (1 << 0)
|
|
#define HDLCD_INTERRUPT_BUS_ERROR (1 << 1)
|
|
#define HDLCD_INTERRUPT_VSYNC (1 << 2)
|
|
#define HDLCD_INTERRUPT_UNDERRUN (1 << 3)
|
|
|
|
/* polarity */
|
|
#define HDLCD_POLARITY_VSYNC (1 << 0)
|
|
#define HDLCD_POLARITY_HSYNC (1 << 1)
|
|
#define HDLCD_POLARITY_DATAEN (1 << 2)
|
|
#define HDLCD_POLARITY_DATA (1 << 3)
|
|
#define HDLCD_POLARITY_PIXELCLK (1 << 4)
|
|
|
|
/* commands */
|
|
#define HDLCD_COMMAND_DISABLE (0 << 0)
|
|
#define HDLCD_COMMAND_ENABLE (1 << 0)
|
|
|
|
/* pixel format */
|
|
#define HDLCD_PIXEL_FMT_LITTLE_ENDIAN (0 << 31)
|
|
#define HDLCD_PIXEL_FMT_BIG_ENDIAN (1 << 31)
|
|
#define HDLCD_BYTES_PER_PIXEL_MASK (3 << 3)
|
|
|
|
/* bus options */
|
|
#define HDLCD_BUS_BURST_MASK 0x01f
|
|
#define HDLCD_BUS_MAX_OUTSTAND 0xf00
|
|
#define HDLCD_BUS_BURST_NONE (0 << 0)
|
|
#define HDLCD_BUS_BURST_1 (1 << 0)
|
|
#define HDLCD_BUS_BURST_2 (1 << 1)
|
|
#define HDLCD_BUS_BURST_4 (1 << 2)
|
|
#define HDLCD_BUS_BURST_8 (1 << 3)
|
|
#define HDLCD_BUS_BURST_16 (1 << 4)
|
|
|
|
/* Max resolution supported is 4096x4096, 8 bit per color component,
|
|
8 bit alpha, but we are going to choose the usual hardware default
|
|
(2048x2048, 32 bpp) and enable double buffering */
|
|
#define HDLCD_MAX_XRES 2048
|
|
#define HDLCD_MAX_YRES 2048
|
|
#define HDLCD_MAX_FRAMEBUFFER_SIZE (HDLCD_MAX_XRES * HDLCD_MAX_YRES << 2)
|
|
|
|
#define HDLCD_MEM_BASE (CONFIG_PAGE_OFFSET - 0x1000000)
|
|
|
|
#define NR_PALETTE 256
|
|
|
|
/* OEMs using HDLCD may wish to enable these settings if
|
|
* display disruption is apparent and you suspect HDLCD
|
|
* access to RAM may be starved.
|
|
*/
|
|
/* Turn HDLCD default color red instead of black so
|
|
* that it's easy to see pixel clock data underruns
|
|
* (compared to other visual disruption)
|
|
*/
|
|
//#define HDLCD_RED_DEFAULT_COLOUR
|
|
/* Add a counter in the IRQ handler to count buffer underruns
|
|
* and /proc/hdlcd_underrun to read the counter
|
|
*/
|
|
//#define HDLCD_COUNT_BUFFERUNDERRUNS
|
|
/* Restrict height to 1x screen size
|
|
*
|
|
*/
|
|
//#define HDLCD_NO_VIRTUAL_SCREEN
|
|
|
|
#ifdef CONFIG_ANDROID
|
|
#define HDLCD_NO_VIRTUAL_SCREEN
|
|
#endif
|
|
|
|
struct hdlcd_device {
|
|
struct fb_info fb;
|
|
struct device *dev;
|
|
struct clk *clk;
|
|
void __iomem *base;
|
|
int irq;
|
|
struct completion vsync_completion;
|
|
unsigned char *edid;
|
|
};
|