95 lines
3.2 KiB
C
Executable File
95 lines
3.2 KiB
C
Executable File
#ifndef _PM_CONFIG_SUN8IW8P1_H
|
|
#define _PM_CONFIG_SUN8IW8P1_H
|
|
|
|
|
|
/*
|
|
* Copyright (c) 2011-2015 yanggq.young@allwinnertech.com
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published by
|
|
* the Free Software Foundation.
|
|
*/
|
|
|
|
#include "pm_def_i.h"
|
|
#include "asm-generic/sizes.h"
|
|
//#include <generated/autoconf.h>
|
|
#include "mach/irqs.h"
|
|
|
|
//debug reg
|
|
#define STANDBY_STATUS_REG_PA (0x01c20400 + 0x100)
|
|
#define STANDBY_STATUS_REG IO_ADDRESS((STANDBY_STATUS_REG_PA))
|
|
#define STANDBY_STATUS_REG_NUM (4) //reg1 - reg3 is available.
|
|
|
|
//module base addr
|
|
#define AW_LRADC01_BASE (SUNXI_LRADC_PBASE)
|
|
#define AW_CCM_BASE (SUNXI_CCM_PBASE)
|
|
#define AW_CCM_MOD_BASE (SUNXI_CCM_PBASE)
|
|
#define AW_GPIO_BASE_PA (0x01c20800)
|
|
#define AW_CCM_PIO_BUS_GATE_REG_OFFSET (0x68)
|
|
#define AW_CCU_UART_PA (AW_CCM_BASE + 0x6C) //uart0 gating: bit16, 0: mask, 1: pass
|
|
#define AW_CCU_UART_RESET_PA (AW_CCM_BASE + 0x2D8) //uart0 reset: bit16, 0: reset, 1: de_assert
|
|
|
|
//uart&jtag para
|
|
#define AW_JTAG_PH_GPIO_PA (AW_GPIO_BASE_PA + 0x00) //jtag0: Pa0-Pa3,
|
|
#define AW_JTAG_PF_GPIO_PA (AW_GPIO_BASE_PA + 0xB4) //jtag0: PF0,PF1,PF3,PF5 bitmap: 0x40,4044;
|
|
|
|
#define AW_UART_PH_GPIO_PA (AW_GPIO_BASE_PA + 0xb4) //uart0: use pb0, pb1
|
|
#define AW_UART_PF_GPIO_PA (AW_GPIO_BASE_PA + 0xB4) //uart0: PF2,PF4, bitmap: 0x04,0400;
|
|
|
|
#define AW_JTAG_PH_CONFIG_VAL_MASK (0x0000ffff)
|
|
#define AW_JTAG_PH_CONFIG_VAL (0x00003333)
|
|
#define AW_JTAG_PF_CONFIG_VAL_MASK (0x00f0f0ff)
|
|
#define AW_JTAG_PF_CONFIG_VAL (0x00303033)
|
|
|
|
#define AW_UART_PH_CONFIG_VAL_MASK (0x000000ff)
|
|
#define AW_UART_PH_CONFIG_VAL (0x00000022)
|
|
#define AW_UART_PF_CONFIG_VAL_MASK (0x000F0F00)
|
|
#define AW_UART_PF_CONFIG_VAL (0x00030300)
|
|
|
|
#define AW_RTC_BASE (SUNXI_RTC_PBASE)
|
|
#define AW_SRAMCTRL_BASE (SUNXI_SRAMCTRL_PBASE)
|
|
#define GPIO_REG_LENGTH ((0x258+0x4)>>2)
|
|
#define CPUS_GPIO_REG_LENGTH ((0x218+0x4)>>2)
|
|
#define SRAM_REG_LENGTH ((0x94+0x4)>>2)
|
|
#define CCU_REG_LENGTH ((0x2d8+0x4)>>2)
|
|
|
|
#define AW_TWI2_BASE (0x00000000)
|
|
#define AW_R_PRCM_BASE (0x00000000)
|
|
#define AW_MSGBOX_BASE (0x0)
|
|
#define AW_SPINLOCK_BASE (0x0)
|
|
#define AW_R_PIO_BASE (0x0)
|
|
|
|
//int src no.
|
|
#define AW_IRQ_TIMER1 (SUNXI_IRQ_TIMER1 )
|
|
#define AW_IRQ_TOUCHPANEL (0)
|
|
#define AW_IRQ_LRADC (SUNXI_IRQ_LRADC )
|
|
#define AW_IRQ_NMI (SUNXI_IRQ_NMI )
|
|
#define AW_IRQ_MBOX (0)
|
|
#define AW_IRQ_ALARM (SUNXI_IRQ_ALARM0)
|
|
#define AW_IRQ_IR0 (0)
|
|
#define AW_IRQ_IR1 (0)
|
|
|
|
#define AW_IRQ_USBOTG (SUNXI_IRQ_USBOTG)
|
|
#define AW_IRQ_USBEHCI0 (SUNXI_IRQ_USBEHCI0)
|
|
#define AW_IRQ_USBEHCI1 (0)
|
|
#define AW_IRQ_USBEHCI2 (0)
|
|
#define AW_IRQ_USBOHCI0 (SUNXI_IRQ_USBOHCI0)
|
|
#define AW_IRQ_USBOHCI1 (0)
|
|
#define AW_IRQ_USBOHCI2 (0)
|
|
|
|
#define AW_IRQ_GPIOA (0)
|
|
#define AW_IRQ_GPIOB (SUNXI_IRQ_EINTB)
|
|
#define AW_IRQ_GPIOC (0)
|
|
#define AW_IRQ_GPIOD (0)
|
|
#define AW_IRQ_GPIOE (0)
|
|
#define AW_IRQ_GPIOF (0)
|
|
#define AW_IRQ_GPIOG (SUNXI_IRQ_EINTG)
|
|
#define AW_IRQ_GPIOH (0)
|
|
#define AW_IRQ_GPIOI (0)
|
|
#define AW_IRQ_GPIOJ (0)
|
|
|
|
|
|
|
|
#endif /*_PM_CONFIG_SUN8IW8P1_H*/
|
|
|