OSHW-DEIMOS/HARDWARE/A64-TERES/TERES-PCB4-PWR-BTN/Rev.A.old/TERES-PCB4-PWR-BTN_Rev.A.net
2018-05-30 18:07:46 -07:00

73 lines
2.6 KiB
Plaintext

(export (version D)
(design
(source /home/penko/SVN_Checkout/A64-TERES/Hardware/trunk/BRD/PCB4-PWR-BTN/PCB4-PWR-BTN_Rev.A.sch)
(date "30.08.2016 (вт) 11,49,37 EEST")
(tool "Eeschema 4.1.0-alpha+201608171232+7063~46~ubuntu14.04.1-product")
(sheet (number 1) (name /) (tstamps /)
(title_block
(title)
(company)
(rev)
(date)
(source PCB4-PWR-BTN_Rev.A.sch)
(comment (number 1) (value ""))
(comment (number 2) (value ""))
(comment (number 3) (value ""))
(comment (number 4) (value "")))))
(components
(comp (ref SW1)
(value SW_PUSH)
(footprint OLIMEX_Buttons-FP:tacktil_5x5_teres)
(libsource (lib PCB4-PWR-BTN_Rev.A-cache) (part SW_PUSH))
(sheetpath (names /) (tstamps /))
(tstamp 5761D58F))
(comp (ref P1)
(value CONN_01X06)
(footprint OLIMEX_Connectors-FP:FLEXCON-0.5-6)
(libsource (lib OLIMEX_Connectors) (part CONN_01X06))
(sheetpath (names /) (tstamps /))
(tstamp 57C54AB3)))
(libparts
(libpart (lib OLIMEX_Connectors) (part CONN_01X06)
(description "Connector, single row, 01x06")
(footprints
(fp Pin_Header_Straight_1X06)
(fp Pin_Header_Angled_1X06)
(fp Socket_Strip_Straight_1X06)
(fp Socket_Strip_Angled_1X06))
(fields
(field (name Reference) P)
(field (name Value) CONN_01X06))
(pins
(pin (num 0) (name P0) (type passive))
(pin (num 1) (name P1) (type passive))
(pin (num 2) (name P2) (type passive))
(pin (num 3) (name P3) (type passive))
(pin (num 4) (name P4) (type passive))
(pin (num 5) (name P5) (type passive))
(pin (num 6) (name P6) (type passive))))
(libpart (lib PCB4-PWR-BTN_Rev.A-cache) (part SW_PUSH)
(fields
(field (name Reference) SW)
(field (name Value) SW_PUSH))
(pins
(pin (num 1) (name 1) (type passive))
(pin (num 2) (name 2) (type passive)))))
(libraries
(library (logical OLIMEX_Connectors)
(uri /home/penko/SVN_Checkout/KiCAD_Components/OLIMEX_Connectors.lib))
(library (logical PCB4-PWR-BTN_Rev.A-cache)
(uri /home/penko/SVN_Checkout/A64-TERES/Hardware/trunk/BRD/PCB4-PWR-BTN/PCB4-PWR-BTN_Rev.A-cache.lib)))
(nets
(net (code 1) (name GND)
(node (ref P1) (pin 1))
(node (ref SW1) (pin 1))
(node (ref P1) (pin 6))
(node (ref P1) (pin 2))
(node (ref P1) (pin 0)))
(net (code 2) (name "Net-(P1-Pad3)")
(node (ref SW1) (pin 2))
(node (ref P1) (pin 4))
(node (ref P1) (pin 3)))
(net (code 3) (name "Net-(P1-Pad5)")
(node (ref P1) (pin 5)))))